Pavel Kubalík's Home Page

Contact

Ing. Pavel Kubalík, Ph.D.

Assistant Professor (pavel.kubalik[at]fit.cvut.cz)

Department of Digital Design
Faculty of Information Technology
Czech Technical University in Prague
Thákurova 9
160 00 Prague 6
Czech Republic

Fault-tolerant design in FPGA
Digital design in FPGA
Self testing circuits based on FPGA
HW design of networks
High-speed wireless networks
FPGA design of a dedicated hardware solver of systems of linear equations (SLE) in residue number system (RNS)
Arithmetic in FPGA
Error Control Codes in FPGA
Signal processing algorithms implemented in FPGA used for GNSS