This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
publication:public_list [2014/03/06 13:24] xkubalik [2006] |
publication:public_list [2014/03/06 13:30] xkubalik [2006] |
||
---|---|---|---|
Line 49: | Line 49: | ||
* //__Citation__: Straka, M.; Kotasek, Z.; Winter, J.; , **"Digital Systems Architectures Based on On-line Checkers"** Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference on , vol., no., pp.81-87, 3-5 Sept. 2008// | * //__Citation__: Straka, M.; Kotasek, Z.; Winter, J.; , **"Digital Systems Architectures Based on On-line Checkers"** Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference on , vol., no., pp.81-87, 3-5 Sept. 2008// | ||
* //__Citation__: Straka, M.; Kotasek, Z.; **"High Availability Fault Tolerant Architectures Implemented into FPGAs"** Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on , vol., no., pp.108-115, 27-29 Aug. 2009// | * //__Citation__: Straka, M.; Kotasek, Z.; **"High Availability Fault Tolerant Architectures Implemented into FPGAs"** Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on , vol., no., pp.108-115, 27-29 Aug. 2009// | ||
- | * //__Citation__: Straka, M.; Tobola, J.; Kotasek, Z.; , "Checker Design for On-line Testing of Xilinx FPGA Communication Protocols," Defect and Fault-Tolerance in VLSI Systems, 2007. DFT '07. 22nd IEEE International Symposium on , vol., no., pp.152-160, 26-28 Sept. 2007// | + | * //__Citation__: Straka, M.; Tobola, J.; Kotasek, Z.; **"Checker Design for On-line Testing of Xilinx FPGA Communication Protocols"**, Defect and Fault-Tolerance in VLSI Systems, 2007. DFT '07. 22nd IEEE International Symposium on , vol., no., pp.152-160, 26-28 Sept. 2007// |
- | * //__Citation__: Osnat Keren. 2010. One-to-Many: Context-Oriented Code for Concurrent Error Detection, Journal of Electronic Testing. 26, 3 (June 2010), 337-353.// | + | * //__Citation__: Osnat Keren, **"One-to-Many: Context-Oriented Code for Concurrent Error Detection"**, Journal of Electronic Testing. 26, 3 (June 2010), 337-353.// |
* //__Citation__: Keren, O.; Levin, I.; Karpovsky, M.; , **"Duplication Based One-to-Many Coding for Trojan HW Detection"**, Defect and Fault Tolerance in VLSI Systems (DFT), 2010 IEEE 25th International Symposium on , vol., no., pp.160-166, 6-8 Oct. 2010// | * //__Citation__: Keren, O.; Levin, I.; Karpovsky, M.; , **"Duplication Based One-to-Many Coding for Trojan HW Detection"**, Defect and Fault Tolerance in VLSI Systems (DFT), 2010 IEEE 25th International Symposium on , vol., no., pp.160-166, 6-8 Oct. 2010// | ||
* //__Citation__: Tobola, J.; Kotasek, Z.; Korenek, J.; Martinek, T.; Straka, M.; **"Online Protocol Testing for FPGA Based Fault Tolerant Systems"**. Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on , vol., no., pp.676-679, 29-31 Aug. 2007// | * //__Citation__: Tobola, J.; Kotasek, Z.; Korenek, J.; Martinek, T.; Straka, M.; **"Online Protocol Testing for FPGA Based Fault Tolerant Systems"**. Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on , vol., no., pp.676-679, 29-31 Aug. 2007// | ||
Line 69: | Line 69: | ||
* //__Citation__: Straka, M.; Kotasek, Z.; **"High Availability Fault Tolerant Architectures Implemented into FPGAs"**, Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on , vol., no., pp.108-115, 27-29 Aug. 2009.// | * //__Citation__: Straka, M.; Kotasek, Z.; **"High Availability Fault Tolerant Architectures Implemented into FPGAs"**, Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on , vol., no., pp.108-115, 27-29 Aug. 2009.// | ||
* //__Citation__: Anil Kumar and Shampa Chakarverty: **"Service Availability Driven Re-configurable Embedded System Design"**. ICISTM 2011, CCIS 141, pp. 265–276, 2011, Springer-Verlag Berlin Heidelberg 2011// | * //__Citation__: Anil Kumar and Shampa Chakarverty: **"Service Availability Driven Re-configurable Embedded System Design"**. ICISTM 2011, CCIS 141, pp. 265–276, 2011, Springer-Verlag Berlin Heidelberg 2011// | ||
+ | * //__Citation__: Kastil, J.; Straka, M.; Miculka, L.; Kotasek, Z., **"Dependability Analysis of Fault Tolerant Systems Based on Partial Dynamic Reconfiguration Implemented into FPGA"**. Digital System Design (DSD), 2012 15th Euromicro Conference on , vol., no., pp.250,257, 5-8 Sept. 2012// | ||
* **Design Methodology for High Reliable System** (Stať ve sborníku) 2006, KUBALÍK P., KUBÁTOVÁ H. In Proceedings of the Seventh International Scientific Conference on Electronic Computers and Informatics ECI 2006. Košice: Technická univerzita v Košiciach, 2006, vol. 1, p. 274-279. ISBN 80-8073-598-0. {{:publication:eci2006.pdf|pdf}} | * **Design Methodology for High Reliable System** (Stať ve sborníku) 2006, KUBALÍK P., KUBÁTOVÁ H. In Proceedings of the Seventh International Scientific Conference on Electronic Computers and Informatics ECI 2006. Košice: Technická univerzita v Košiciach, 2006, vol. 1, p. 274-279. ISBN 80-8073-598-0. {{:publication:eci2006.pdf|pdf}} |